This is the mail archive of the binutils@sources.redhat.com mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: adding support for a new processor variant


vikas kesarwani wrote:
> Does that mean that i need to define a new ISA for
> such an architecture?

No, use MIPS32 ISA. For additional CPU-specific insns see how e.g.
INSN_3900 aka T3 is handled in mips-opc.c.


Thiemo


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]