This is the mail archive of the binutils@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[PATCH] gas/MIPS: Move the MIPS64r2 comment into the right place


Hello,

 Applied as obvious -- Broadcom SB-1 cores are release 1 MIPS64 CPUs.

2008-10-24  Maciej W. Rozycki  <macro@linux-mips.org>

	* config/tc-mips.c (mips_cpu_info_table): Move the MIPS64r2 
	comment so that Broadcom SB-1 cores are in the MIPS64 section.

  Maciej

Index: gas/config/tc-mips.c
===================================================================
RCS file: /cvs/src/src/gas/config/tc-mips.c,v
retrieving revision 1.395
diff -u -p -r1.395 tc-mips.c
--- gas/config/tc-mips.c	20 Oct 2008 01:03:50 -0000	1.395
+++ gas/config/tc-mips.c	24 Oct 2008 19:02:48 -0000
@@ -15163,8 +15163,6 @@ static const struct mips_cpu_info mips_c
   { "20kc",           MIPS_CPU_ASE_MIPS3D,	ISA_MIPS64,	CPU_MIPS64 },
   { "25kf",           MIPS_CPU_ASE_MIPS3D,	ISA_MIPS64,     CPU_MIPS64 },
 
-  /* MIPS 64 Release 2 */
-
   /* Broadcom SB-1 CPU core */
   { "sb1",            MIPS_CPU_ASE_MIPS3D | MIPS_CPU_ASE_MDMX,
 						ISA_MIPS64,	CPU_SB1 },
@@ -15172,6 +15170,8 @@ static const struct mips_cpu_info mips_c
   { "sb1a",           MIPS_CPU_ASE_MIPS3D | MIPS_CPU_ASE_MDMX,
 						ISA_MIPS64,	CPU_SB1 },
 
+  /* MIPS 64 Release 2 */
+
   /* Cavium Networks Octeon CPU core */
   { "octeon",	      0,      ISA_MIPS64R2,   CPU_OCTEON },
 


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]