This is the mail archive of the cgen@sources.redhat.com mailing list for the CGEN project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]

How to handle MIPS-like general register 0?


What's the recommended way of handling simulator semantics for a
general register zero that always reads as 0, and writes as bit-bucket
(as for MIPS)?  Without CGEN support, I'll need to wrap a test for
reg# 0 as destination around the semantics of every insn that modifies
registers.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]