This is the mail archive of the crossgcc@sources.redhat.com mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]

How to utilize high half-word of a new architecture

Hi all,
I ran into some problem when porting gcc to a new 32-bit architecture, I can't let gcc output code utilizing the assembly code pattern that accesses the high- or low-part of a 32-bit register.

For example:
(define_insn ""
	[(set (match_operand:SI 0 "register_operand" "=d")
	      (mult:SI (sign_extend:SI (subreg:HI (match_operand:SI 1 "register_operand" "d") 0))
	               (sign_extend:SI (subreg:HI (match_operand:SI 2 "register_operand" "d") 1))))]
	""
	"%0 = mul16(%1.l, %2.h);"
	[(set_attr "type" "misc")])

Any help is appreciated. Thanks in advance.



Regards,
Tony


_______________________________________________________________
http://www.SINA.com - #1 Destination Site for Chinese Worldwide

------
Want more information?  See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sourceware.cygnus.com
Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]