This is the mail archive of the
ecos-discuss@sources.redhat.com
mailing list for the eCos project.
Re: RM7000 interrupt handling
- To: ecos-discuss at sources dot redhat dot com
- Subject: Re: [ECOS] RM7000 interrupt handling
- From: Hugo Tyson <hmt at redhat dot com>
- Date: 02 Aug 2001 16:06:22 +0100
- References: <005b01c11938$3f768740$090110ac@TRENT> <3B65C7A3.77EE0FF1@redhat.com> <3B65F068.E2A4234D@YottaYotta.com> <wwtlml5jm4f.fsf@masala.cambridge.redhat.com> <200107311313.f6VDDRX18437@deneb.localdomain> <86lml5196d.fsf@halftrack.hq.acn-group.ch> <wwtvgk6h9nw.fsf@masala.cambridge.redhat.com> <8666c65xly.fsf@halftrack.hq.acn-group.ch>
Robin Farine <acnrf@dial.eunet.ch> writes:
> Hugo Tyson <hmt@redhat.com> writes:
> > There is a neat enough solution, which I have implemented in the target we
> > have that does have individual mask bits in the SR.
>
> A pretty nice one, well done!
Thanks Dude, it was NickG's idea to use the shadow copy - it's the only
way. He had to do the same for some other hardware that had no separate
disable-all bit at all, only the complete set of individual masks. That
suffered the same inherent race condition.
- Huge