This is the mail archive of the
ecos-discuss@sources.redhat.com
mailing list for the eCos project.
Re: MIPS R3000 patch for MIPS arch
- To: ecos-discuss at sources dot redhat dot com
- Subject: Re: [ECOS] MIPS R3000 patch for MIPS arch
- From: Nick Garnett <nickg at cygnus dot co dot uk>
- Date: 02 Jun 2000 11:05:47 +0100
- Newsgroups: cygnus.sourceware.ecos.d
- Organization: Cygnus Solutions, a Red Hat company (Cambridge, UK)
- References: <000c01bfcbe4$f316c140$6b00a8c0@jura> <3936FE39.7F7BA9BD@redhat.co.uk>
Jonathan Larmour <jlarmour@redhat.co.uk> writes:
> Jurica Baricevic wrote:
> >
> > Namely, '#ifdef CYG_HAL_MIPS_R3900' and similar
> > statements should be avoided if possible; and something like '#ifdef
> > CYG_HAL_MIPS_ISA1' should be put on right places instead.
>
> I agree, and in fact I'd be happy to take this patch with such
> improvements. Tim, I think it would be more generic for each variant HAL to
> define the ISA level supported in the CDL, e.g. for tx39:
Bear in mind that most real MIPS implementations are actually a
mixture of ISA levels, very few adhere strictly to just one. The TX39,
for example is mostly ISA2 with some ISA3 instructions added (cache
instructions for example). So naive use of straight ISA levels will
not allow an accurate description of the instruction set of any actual
implementation.
There really needs to be a separate configuration option for each
place where there is a choice of instructions, and to control these
individually. That way the TX39 can have ISA2 style interrupt returns
with ISA3 cache control.
--
Nick Garnett
Cygnus Solutions, a Red Hat Company
Cambridge, UK