This is the mail archive of the
gdb-cvs@sourceware.org
mailing list for the GDB project.
[binutils-gdb] sim/erc32: Corrected wrong CPU implementation and version ID in psr
- From: Michael Frysinger <vapier at sourceware dot org>
- To: gdb-cvs at sourceware dot org
- Date: 22 Feb 2015 04:25:01 -0000
- Subject: [binutils-gdb] sim/erc32: Corrected wrong CPU implementation and version ID in psr
https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=df9bc4163b1331c8a4dad6830afeff4ff305a20a
commit df9bc4163b1331c8a4dad6830afeff4ff305a20a
Author: Jiri Gaisler <jiri@gaisler.se>
Date: Thu Feb 19 23:31:20 2015 +0100
sim/erc32: Corrected wrong CPU implementation and version ID in psr
Diff:
---
sim/erc32/ChangeLog | 4 ++++
sim/erc32/exec.c | 2 +-
2 files changed, 5 insertions(+), 1 deletion(-)
diff --git a/sim/erc32/ChangeLog b/sim/erc32/ChangeLog
index 4a316bc..3757e5b 100644
--- a/sim/erc32/ChangeLog
+++ b/sim/erc32/ChangeLog
@@ -1,5 +1,9 @@
2015-02-21 Jiri Gaisler <jiri@gaisler.se>
+ * exec.c (init_regs): erc32 has vendor ID 1 and version ID 1 in %psr.
+
+2015-02-21 Jiri Gaisler <jiri@gaisler.se>
+
* func.c (print_insn_sparc_sis): Add helper function for disassembly.
(disp_ctrl): Use helper function.
diff --git a/sim/erc32/exec.c b/sim/erc32/exec.c
index dc86ba3..07f3586 100644
--- a/sim/erc32/exec.c
+++ b/sim/erc32/exec.c
@@ -2011,7 +2011,7 @@ init_regs(sregs)
sregs->npc = 4;
sregs->trap = 0;
sregs->psr &= 0x00f03fdf;
- sregs->psr |= 0x080; /* Set supervisor bit */
+ sregs->psr |= 0x11000080; /* Set supervisor bit */
sregs->breakpoint = 0;
sregs->annul = 0;
sregs->fpstate = FP_EXE_MODE;