This is the mail archive of the
glibc-cvs@sourceware.org
mailing list for the glibc project.
GNU C Library master sources branch master updated. glibc-2.16-ports-merge-563-g09dec6c
- From: rsa at sourceware dot org
- To: glibc-cvs at sourceware dot org
- Date: 30 Oct 2012 22:10:58 -0000
- Subject: GNU C Library master sources branch master updated. glibc-2.16-ports-merge-563-g09dec6c
This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "GNU C Library master sources".
The branch, master has been updated
via 09dec6c37e3cd967f62795320703647f24545e3e (commit)
from 9f45bfe790a59bfc072ef096b21dc701e03bccf9 (commit)
Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.
- Log -----------------------------------------------------------------
http://sources.redhat.com/git/gitweb.cgi?p=glibc.git;a=commitdiff;h=09dec6c37e3cd967f62795320703647f24545e3e
commit 09dec6c37e3cd967f62795320703647f24545e3e
Author: Ryan S. Arnold <rsa@linux.vnet.ibm.com>
Date: Tue Oct 30 17:07:18 2012 -0500
Correct cacheline size to 32-bytes for ppc405 memset.S (bug 14595).
This patch also creates a version of memset.S for the ppc476 processor
which uses a 128-byte cacheline size for dcbz insns.
diff --git a/NEWS b/NEWS
index b54365f..fe569e1 100644
--- a/NEWS
+++ b/NEWS
@@ -16,8 +16,8 @@ Version 2.17
14303, 14307, 14328, 14331, 14336, 14337, 14347, 14349, 14376, 14417,
14459, 14476, 14477, 14505, 14510, 14516, 14518, 14519, 14530, 14532,
14538, 14543, 14544, 14545, 14557, 14562, 14568, 14576, 14579, 14583,
- 14587, 14602, 14621, 14638, 14645, 14648, 14652, 14660, 14661, 14683,
- 14694, 14716, 14743, 14767, 14783.
+ 14587, 14595, 14602, 14621, 14638, 14645, 14648, 14652, 14660, 14661,
+ 14683, 14694, 14716, 14743, 14767, 14783.
* Support for STT_GNU_IFUNC symbols added for s390 and s390x.
Optimized versions of memcpy, memset, and memcmp added for System z10 and
diff --git a/ports/ChangeLog.powerpc b/ports/ChangeLog.powerpc
index 642e716..e22a733 100644
--- a/ports/ChangeLog.powerpc
+++ b/ports/ChangeLog.powerpc
@@ -1,3 +1,12 @@
+2012-09-25 Jason Gunthorpe <jgunthorpe@obsidianresearch.com>
+ Ryan S. Arnold <rsa@linux.vnet.ibm.com>
+
+ [BZ #14595]
+ * sysdeps/powerpc/powerpc32/476/memset.S: New file copied from
+ 405/memset.S to preserve 128-byte cacheline size.
+ * sysdeps/powerpc/powerpc32/405/memset.S (memset): Fix cacheline size
+ to 32-bytes for 405, 440, and 464 processors.
+
2012-10-19 Roland McGrath <roland@hack.frob.com>
* sysdeps/unix/sysv/linux/powerpc/powerpc32/nofpu/nptl/libc.abilist
diff --git a/ports/sysdeps/powerpc/powerpc32/405/memset.S b/ports/sysdeps/powerpc/powerpc32/405/memset.S
index e132ce3..c2ee6c5 100644
--- a/ports/sysdeps/powerpc/powerpc32/405/memset.S
+++ b/ports/sysdeps/powerpc/powerpc32/405/memset.S
@@ -1,5 +1,5 @@
-/* Optimized memset implementation for PowerPC476.
- Copyright (C) 2010 Free Software Foundation, Inc.
+/* Optimized memset for PowerPC405,440,464 (32-byte cacheline).
+ Copyright (C) 2012 Free Software Foundation, Inc.
This file is part of the GNU C Library.
The GNU C Library is free software; you can redistribute it and/or
@@ -104,7 +104,7 @@ L(use_dcbz):
add r3,r3,r7
L(skip_string_loop):
- clrlwi r8,r6,25
+ clrlwi r8,r6,27
srwi. r8,r8,4
beq L(dcbz_pre_loop)
mtctr r8
@@ -119,14 +119,14 @@ L(word_loop):
bdnz L(word_loop)
L(dcbz_pre_loop):
- srwi r6,r5,7
+ srwi r6,r5,5
mtctr r6
addi r7,0,0
L(dcbz_loop):
dcbz r3,r7
- addi r3,r3,0x80
- subi r5,r5,0x80
+ addi r3,r3,0x20
+ subi r5,r5,0x20
bdnz L(dcbz_loop)
srwi. r6,r5,4
beq L(postword2_count_loop)
diff --git a/ports/sysdeps/powerpc/powerpc32/405/memset.S b/ports/sysdeps/powerpc/powerpc32/476/memset.S
similarity index 98%
copy from ports/sysdeps/powerpc/powerpc32/405/memset.S
copy to ports/sysdeps/powerpc/powerpc32/476/memset.S
index e132ce3..8b57504 100644
--- a/ports/sysdeps/powerpc/powerpc32/405/memset.S
+++ b/ports/sysdeps/powerpc/powerpc32/476/memset.S
@@ -1,4 +1,4 @@
-/* Optimized memset implementation for PowerPC476.
+/* Optimized memset for PowerPC476 (128-byte cacheline).
Copyright (C) 2010 Free Software Foundation, Inc.
This file is part of the GNU C Library.
-----------------------------------------------------------------------
Summary of changes:
NEWS | 4 ++--
ports/ChangeLog.powerpc | 9 +++++++++
ports/sysdeps/powerpc/powerpc32/405/memset.S | 12 ++++++------
.../powerpc/powerpc32/{405 => 476}/memset.S | 2 +-
4 files changed, 18 insertions(+), 9 deletions(-)
copy ports/sysdeps/powerpc/powerpc32/{405 => 476}/memset.S (98%)
hooks/post-receive
--
GNU C Library master sources