This is the mail archive of the
libc-alpha@sources.redhat.com
mailing list for the glibc project.
Re: thread-ready ABIs
- From: "Maciej W. Rozycki" <macro at ds2 dot pg dot gda dot pl>
- To: "H . J . Lu" <hjl at lucon dot org>
- Cc: "Kevin D. Kissell" <kevink at mips dot com>, Machida Hiroyuki <machida at sm dot sony dot co dot jp>, drepper at redhat dot com, GNU C Library <libc-alpha at sources dot redhat dot com>, linux-mips at oss dot sgi dot com
- Date: Mon, 21 Jan 2002 14:43:51 +0100 (MET)
- Subject: Re: thread-ready ABIs
- Organization: Technical University of Gdansk
- Reply-to: "Maciej W. Rozycki" <macro at ds2 dot pg dot gda dot pl>
On Sun, 20 Jan 2002, H . J . Lu wrote:
> As I understand, we don't need k1 based semaphore for MIPS II or above.
> So many processors can still benefit from the thread register. We can
> use a system call to implement loading a thread register. So it is
> a trade off between system-call/k1 for thread-register/semaphore. We
> can make it a configure time option. Since PS2 is already using k1 for
> semaphore, I'd like to see it get merged in ASAP so that anything we
> do won't break PS2.
I believe we need not trade anything off if we split k1 into two parts.
We could use e.g. the 31 MSBs for the thread register and the LSB for the
ll/sc equivalent. Other splits are possible if the ll/sc emulation needs
more bits.
--
+ Maciej W. Rozycki, Technical University of Gdansk, Poland +
+--------------------------------------------------------------+
+ e-mail: macro@ds2.pg.gda.pl, PGP key available +