This is the mail archive of the libc-hacker@sources.redhat.com mailing list for the glibc project.

Note that libc-hacker is a closed list. You may look at the archives of this list, but subscription and posting are not open.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]

Re: ia64 fenv patch.

"H . J . Lu" <hjl@valinux.com> writes:

|> Index: sysdeps/ia64/fpu/fegetexcept.c
|> ===================================================================
|> RCS file: /work/cvs/gnu/glibc/sysdeps/ia64/fpu/fegetexcept.c,v
|> retrieving revision 1.1.1.1
|> diff -u -p -r1.1.1.1 fegetexcept.c
|> --- sysdeps/ia64/fpu/fegetexcept.c	2000/05/21 21:12:03	1.1.1.1
|> +++ sysdeps/ia64/fpu/fegetexcept.c	2000/09/21 01:27:21
|> @@ -27,5 +27,5 @@ fegetexcept (void)
|>  
|>    __asm__ __volatile__ ("mov.m %0=ar.fpsr" : "=r" (fpsr));
|>  
|> -  return (fpsr ^ FE_ALL_EXCEPT) & FE_ALL_EXCEPT;
|> +  return (~fpsr) & FE_ALL_EXCEPT;

What's wrong with this?  Both expressions are equivalent.

Andreas.

-- 
Andreas Schwab                                  "And now for something
SuSE Labs                                        completely different."
Andreas.Schwab@suse.de
SuSE GmbH, Schanzäckerstr. 10, D-90443 Nürnberg
Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]