This is the mail archive of the cygwin@cygwin.com mailing list for the Cygwin project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Digital Design with ModelSim, Verilog, VHDL


Hello,
Modelsim is a great simulation-tool for programming of VLSI Asic's/FPGA's/CPLD's/SoC's.
Since I was involved heavily with the use of ModelSim, I recently created a manual, which can be used especially for self-study purposes.
I would be glad, if someone could forward my link (http://www.arieba.net/simulators.htm#ModelSim) to
potential interests.
Nevertheless I am also interested in open positions in Design/Verification and/or AE positions !

Best Regards
Arnd Riebartsch
Phone: 469-583-2558
P.S.:
Resume:  http://www.cv.arieba.net
--
Unsubscribe info:      http://cygwin.com/ml/#unsubscribe-simple
Problem reports:       http://cygwin.com/problems.html
Documentation:         http://cygwin.com/docs.html
FAQ:                   http://cygwin.com/faq/

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]