[PATCH 02/24] RISC-V sim: Fix for jalr.

[Mike Frysinger]

On 17 Apr 2021 10:58, Jim Wilson wrote:
> When rd and rs1 are the same reg, must read rs1 before writing rd.
> Jal is also fixed for consistency.

lgtm, thanks
-mike